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ABSTRACT 
Buried oxide layers m Si were .fabricated Using non-mass analyzed plasrna immersion ion 
implantation (Pm). The implantation was carried out by applying a large negative bias to a Si 
wafer immersed m an oxygen plasma and a dose of 3 x 10' of oxygen was implanted m 
about three minutes. Cross section transmission electron microscopy (XTEhf) and Rutherford 
backscattering spectrometry (RBS) were used to characterize the wafers. Our results mdicate 
that a continuous buried oxide layer with a single crystal silicon overlayer was synthesized 
INTRODUCTION 
The advantages of using devices fabricated on silicon on insulator (SOX) wafters are wen 
documented [l]. The low power requirements and device scaling to sub 0.25 pm "um 
dimensions required for fixture integrated circuit devices appear to necessitate the use of SO1 
wafers m order to attain the required level of performance m speed, device isolation and shea 
channel effects [2]. 
Separation by implantation of oxygen (SIMOX) is one of the most widely used SO1 materials for 
IC fabrication today. In this process, oxygen is implanted into a silicon wafer to the required 
depth and the wafer is then annealed at a temperature of 1300°C or higher for about 6 hours. U' 
the oxygen dose is high enough, the nucleated oxide precipitates ripen and hrm a buried oxide 
layer of the desired thickness under the Si surface layer with atomically sharp and smooth surfaces 
[I]. The silicon surface can be prevented fiom amorphization by holding the wafter temperature 
above 600°C during implantation. One of the principal reasons for the high cost of the SIMOX 
wafers is the long time required during the implantation step which limits the throughput. 
In this paper, we d e m i e  an altemative,method for SIMOX fabrication using plasma immersion 
ion implantation (PllI). In PIII, implantation is performed by immersing the whole wafer m an 
oxygen plasma while applying a negative bias on the wafer [3] (Figure 1). The applied bias 
determines the depth to which the oxygen ions are implanted. The inherent advantage of this 
process is that the rate of implantation is limited only by the heat dissipation capability of the 
wafer holder and the current limitation of the power supply, but does not depend on the scanning 
speed, as m a conventional implanter. Therefore, in the PIII process, the implantation time is 
independent of the wafer area (Figure 2). This is important considering the increasing size of 
wafers used in the IC industry. 
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Figure 1: Schematic &gam of plasma immersion ion implantation (Pm) 
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Figure 2: Comparison of the implantation time for a 1 ~ 1 0 ’ ~  0’ implant by PIIf with a 
current density of ImA anF2 with that required by a high-current conventional implant 
witb an ion current of 30 mk 
EXPERIMENTAL 
The oxygen implantation was performed usmg a prototype PILI reactor developed m the Plasma 
Assisted Materials Processing Laboratory at U.C. Berkeley [3]. The ECR source for the oxygen 
plasma was excited with 2.45 GHz microwaves with mput power of 200-300 W. The 
implantation was carried out at a substrate bias of -50 kV. The wafer temperatme during the 
implantation was above 600°C as measured with a pyrometer. The nominal implantation time was 
3 minutes for an oxygen dose of 3 x IO” The implanted oxygen profile was characterized 
by RBS. 
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The implanted wafer was annealed at 1270°C for 2 hours in a nitrogen ambient. Before annealing. 
the wafer was capped with silicon nitride to prevent surface oxidation during the high temperature 
step. The annealed sample was analyzed by XTEM to reveal the buried oxide. 
RESULTS AND DISCUSSION 
The as-implanted oxygen profile was studied by RBS (Figure 3a). Comparing the depth of the 
oxygen peak with theoretical projected range values calculated by the Monte Carlo simulator 
TRIM (version 90.05), it is clear that 0; was the dominant species implanted The peak 
concentration of oxygen corresponds to an atomic fraction value of 0.67. 
Due to the high concentration of oxygen at the peak, oxide nucleation was initiated during the 
subsequent thermal treatment. By annealing the sample at 1250°C for two hours, the oxide 
precipitates ripened and formed a continuous buried oxide (Figure 3b). The high resohtion 
XTEM micrograph depicts a single-crystal silicon surface-layer, verifjkg that holding the wafer 
temperature above 600°C during implantation was effective in preserving the crystallmay of the 
top Si layer. 
Figure 3: (a) Oxygen depth profile determined by RBS in a silicon wafer implanted with 3 
x IO” ans2 oxygen at 50kV. (b) XTEM micrograph of the sample after annealing at 
1270°C for 2 hours depicting a continuous buried oxide layer. 
Our results demonstrate that PIE is potentially a viable technique for the commercial production 
of thin SIMOX wafers. The implantation time for a 300-mm silicon wafer is less than 3 minutes, 
as compared to over an hour required by a conventional ion implanter with a current of 30mA 
The implantation time could be M e r  reduced by improving the heat sink and temperature 
control of the wafer and by better controlling the ion species m the plasma to get neghgible 0’ 
ions. 
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CONCLUSION 
PJII is an alternative %&-throughput method for making SOL The implantation time, which is 
independent of the wafer area, is an order of magnitude lower than that required by conventional 
beamline ion implantation. Owing to the increased throughput and the lower cost of the 
implanter, the PIII process is a potential candidate for the economical production of SO1 
substrates. 
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